Specification

for

LCD Module

1602A-1 (V1.2)



1. 0 FEATURES

• Display Mode: STN, BLUB

• Display Formate: 16 Character x 2 Line

• Viewing Direction: 6 O'Clock

• Input Data: 4-Bits or 8-Bits interface available

• Display Font : 5 x 8 Dots

• Power Supply : Single Power Supply (5V±10%)

Driving Scheme: 1/16Duty,1/5BiasBACKLIGHT (SIDE): LED (WHITE)

2.0 ABSOLUTE MAXIMUM

Item	Symbol	Min.	Max.	Unit
Power Supply for logic	Vdd	-0.3	+7.0	V
Power supply for LCD Drive	Vlcd	Vdd-10.0	Vdd+0.3	V
Input Voltage	Vi	-0.3	Vdd+0.3	V
Operating Temperature	Ta	0	+50	${\mathbb C}$
Storage Temperature	Tstg	-10	+60	$^{\circ}\!\mathbb{C}$

3.0ELECTRICAL CHARACTERISTICS

(Ta=25 °C; Vdd=3.0V±10%, otherwise specified)

Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Power Supply for Logic	Vdd		4.7	5.0	5.5	V
Operating Voltage for LCD	Vdd-Vo			5.0		V
Input High voltage	Vih		2.2		Vdd	V
Input Low voltage	Vil		-0.3		0.6	V
Output High voltage	Voh	-Ioh=0.2mA	2.4			V
Output Low voltage	Vol	Iol=1.2mA			0.4	V
Power supply current	Idd	Vdd=3.0v		1.1		mA

4.0 MECHANICAL PARAMETERS


Item	Description	Unit
PCB Dimension	80.0*36.0*1.6	mm
View Dimension	69.5*14.5	mm



5.0 PIN ASSIGNMENT


No.	Symbol	Level		Function
1	Vss		0V	
2	Vdd		+5V	Power Supply
3	V0		for LCD	
4	RS	H/L	Register Select: I	H:Data Input L:Instruction Input
5	R/W	H/L	H-	-Read LWrite
6	Е	H,H-L		Enable Signal
7	DB0	H/L		
8	DB1	H/L		
9	DB2	H/L	Data bu	s used in 8 bit transfer
10	DB3	H/L		
11	DB4	H/L		
12	DB5	H/L	Data bus fo	or both 4 and 8 bit transfer
13	DB6	H/L		
14	DB7	H/L		
15	BLA		BL	ACKLIGHT +5V
16	BLK		BL	ACKLIGHT 0V-

6.0 BLOCK DIAGRAM



7. O POWER SUPPLY BLOCK DIAGRAM






8.0 TIMING CHARACTERISTICS


Write Mode	e (Writing data from MPU t	o ST706	6U)		
Enable Cycle Time	Pin E	1200	-	-	ns
Enable Pulse Width	Pin E	140	-	-	ns
Enable Rise/Fall Time	Pin E	•	1	25	ns
Address Setup Time	Pins: RS,RW,E	0	1		ns
Address Hold Time	Pins: RS,RW,E	10	-	-	ns
Data Setup Time	Pins: DB0 - DB7	40	ı	ı	ns
Data Hold Time	Pins: DB0 - DB7	10	ı	-	ns
Read Mode	(Reading Data from ST70	66U to N	IPU)		
Enable Cycle Time	Pin E	1200	-	-	ns
Enable Pulse Width	Pin E	140	-	-	ns
Enable Rise/Fall Time	Pin E		-	25	ns
Address Setup Time	Pins: RS,RW,E	0	1	-	ns
Address Hold Time	Pins: RS,RW,E	10	1	-	ns
Data Setup Time	Pins: DB0 - DB7	,	1	100	ns
Data Hold Time	Pins: DB0 - DB7	10	-	-	ns
	Enable Cycle Time Enable Pulse Width Enable Rise/Fall Time Address Setup Time Address Hold Time Data Setup Time Data Hold Time Read Mode Enable Cycle Time Enable Pulse Width Enable Rise/Fall Time Address Setup Time Address Hold Time Data Setup Time	Enable Cycle Time Pin E Enable Pulse Width Pin E Enable Rise/Fall Time Pin E Address Setup Time Pins: RS,RW,E Address Hold Time Pins: RS,RW,E Data Setup Time Pins: DB0 - DB7 Data Hold Time Pins: DB0 - DB7 Read Mode (Reading Data from ST70 Enable Cycle Time Pin E Enable Pulse Width Pin E Enable Rise/Fall Time Pin E Address Setup Time Pins: RS,RW,E Address Hold Time Pins: RS,RW,E Data Setup Time Pins: RS,RW,E	Enable Cycle Time Pin E 1200 Enable Pulse Width Pin E 140 Enable Rise/Fall Time Pin E - Address Setup Time Pins: RS,RW,E 0 Address Hold Time Pins: RS,RW,E 10 Data Setup Time Pins: DB0 - DB7 40 Data Hold Time Pins: DB0 - DB7 10 Read Mode (Reading Data from ST7066U to Managery) Enable Cycle Time Pin E 1200 Enable Pulse Width Pin E 140 Enable Rise/Fall Time Pin E - Address Setup Time Pins: RS,RW,E 0 Address Hold Time Pins: RS,RW,E 10 Data Setup Time Pins: RS,RW,E 10	Enable Pulse Width Pin E 140 - Enable Rise/Fall Time Pin E - - Address Setup Time Pins: RS,RW,E 0 - Address Hold Time Pins: RS,RW,E 10 - Data Setup Time Pins: DB0 - DB7 40 - Data Hold Time Pins: DB0 - DB7 10 - Read Mode (Reading Data from ST7066U to MPU) Enable Cycle Time Pin E 1200 - Enable Pulse Width Pin E 140 - Enable Rise/Fall Time Pin E - - Address Setup Time Pins: RS,RW,E 0 - Address Hold Time Pins: RS,RW,E 10 - Data Setup Time Pins: DB0 - DB7 - -	Enable Cycle Time Pin E 1200 - - Enable Pulse Width Pin E 140 - - Enable Rise/Fall Time Pin E - - 25 Address Setup Time Pins: RS,RW,E 0 - - Address Hold Time Pins: DB0 - DB7 40 - - Data Setup Time Pins: DB0 - DB7 10 - - Read Mode (Reading Data from ST7066U to MPU) Enable Cycle Time Pin E 1200 - - Enable Pulse Width Pin E 140 - - Enable Rise/Fall Time Pin E - - 25 Address Setup Time Pins: RS,RW,E 0 - - Address Hold Time Pins: RS,RW,E 10 - - Data Setup Time Pins: DB0 - DB7 - 100



Writing data from MPU to ST7066U



Reading data from ST7066U to MPU



9. 0 Display control instruction

The display control instructions control the internal state of the ST7066U-0A. Instruction is received from MPU to ST7066U-0A for the display control. The following table shows various instructions.



There are four categories of instructions that:

- Designate ST7066U functions, such as display format, data length, etc.
- Set internal RAM addresses
- Perform data transfer with internal RAM
- Others

Instruction Table:

				Inst	ructi	on C	ode					Description
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	Time (270KHz)
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRAM. and set DDRAM address to "00H" from AC	1.52 ms
Return Home	0	0	0	0	0	0	0	0	1	х	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.52 ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	s	Sets cursor move direction and specifies display shift. These operations are performed during data write and read.	37 us
Display ON/OFF	0	0	0	0	0	0	1	D	O	В	D=1:entire display on C=1:cursor on B=1:cursor position on	37 us
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	х	х	Set cursor moving and display shift control bit, and the direction, without changing DDRAM data.	37 us
Function Set	0	0	0	0	1	DL	N	F	х	х	DL:interface data is 8/4 bits N:number of line is 2/1 F:font size is 5x11/5x8	37 us
Set CGRAM address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter	37 us
Set DDRAM address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter	37 us
Read Busy flag and address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read.	0 us
Write data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM)	37 us
Read data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM)	37 us

Note

Be sure the ST7066U is not in the busy state (BF = 0) before sending an instruction from the MPU to the ST7066U. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself. Refer to Instruction Table for the list of each instruction execution time.

Electronics Katrangi Trading

■ Instruction Description

Clear Display

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code	0	0	0	0	0	0	0	0	0	1
	0	0	0	0	0	0	0	0	0	'

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter). Return cursor to the original status, namely, bring the cursor to the left edge on first line of the display. Make entry mode increment (I/D = "1").

Return Home

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code	Λ.	Λ.	Λ	Λ.	Λ.	Λ.	Λ.	Λ	-1	v
	0	0	0	0	0	0	0	0	' '	^

Return Home is cursor return home instruction. Set DDRAM address to "00H" into the address counter. Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM does not change.

Entry Mode Set

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code	0	0	0	0	0	0	0	1	I/D	S

Set the moving direction of cursor and display.

> I/D : Increment / decrement of DDRAM address (cursor or blink)

When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1.

When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1.

* CGRAM operates the same as DDRAM, when read from or write to CGRAM.

S: Shift of entire display

When DDRAM read (CGRAM read/write) operation or S = "Low", shift of entire display is not performed. If S = "High" and DDRAM write operation, shift of entire display is performed according to I/D value (I/D = "1" : shift left, I/D = "0" : shift right).

s	I/D	Description
Н	Н	Shift the display to the left
Н	L	Shift the display to the right



Display ON/OFF

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code	0	0	0	0	0	0	1	D	О	В

Control display/cursor/blink ON/OFF 1 bit register.

D : Display ON/OFF control bit

When D = "High", entire display is turned on.

When D = "Low", display is turned off, but display data is remained in DDRAM.

C: Cursor ON/OFF control bit

When C = "High", cursor is turned on.

When C = "Low", cursor is disappeared in current display, but I/D register remains its data.

B: Cursor Blink ON/OFF control bit

When B = "High", cursor blink is on, that performs alternate between all the high data and display character at the cursor position.

When B = "Low", blink is off.

Cursor or Display Shift

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0


Code	0	0	0	0	0	1	SIC	R/L	Y	Y
	_	_	_	~	_	' '	0,0	100	^	^

Without writing or reading of display data, shift right/left cursor position or display. This instruction is used to correct or search display data. During 2-line mode display, cursor moves to the 2nd line after 40th digit of 1st line. Note that display shift is performed simultaneously in all the line. When displayed data is shifted repeatedly, each line shifted individually. When display shift is performed, the contents of address counter are not changed.

S/C	R/L	Description	AC Value		
L	L	Shift cursor to the left	AC=AC-1		
L	Н	Shift cursor to the right	AC=AC+1		
Н	L	Shift display to the left. Cursor follows the display shift	AC=AC		
Н	Н	Shift display to the right. Cursor follows the display shift	AC=AC		

Function Set

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0





> DL: Interface data length control bit

When DL = "High", it means 8-bit bus mode with MPU.

When DL = "Low", it means 4-bit bus mode with MPU. So to speak, DL is a signal to select 8-bit or 4-bit bus mode.

When 4-bit bus mode, it needs to transfer 4-bit data by two times.

N : Display line number control bit

When N = "Low", it means 1-line display mode.

When N = "High", 2-line display mode is set.


F: Display font type control bit

When F = "Low", it means 5 x 8 dots format display mode

When F = "High", 5 x11 dots format display mode.

N	F	No. of Display Lines	Character Font	Duty Factor
L	L	1	5x8	1/8
L	Н	1	5x11	1/11
Н	Х	2	5x8	1/16

Set CGRAM Address



Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

Set DDRAM Address



Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.

When 1-line display mode (N = 0), DDRAM address is from "00H" to "4FH".

In 2-line display mode (N = 1), DDRAM address in the 1st line is from "00H" to "27H", and DDRAM address in the 2nd line is from "40H" to "67H".

Read Busy Flag and Address

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Code 0 1 BF AC6 AC5 AC4 AC3 AC2 AC1 AC0




When BF = "High", indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted.

The address Counter (AC) stores DDRAM/CGRAM addresses, transferred from IR.

After writing into (reading from) DDRAM/CGRAM, AC is automatically increased (decreased) by 1.

Write Data to CGRAM or DDRAM

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0




Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM from DDRAM, CGRAM, is set by the previous address set instruction : DDRAM address set, CGRAM address set. RAM set instruction can also determine the AC direction to RAM.

After write operation, the address is automatically increased/decreased by 1, according to the entry mode.

Read Data from CGRAM or DDRAM

RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0



Read binary 8-bit data from DDRAM/CGRAM.

The selection of RAM is set by the previous address set instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid, because the direction of AC is not determined. If you read RAM data several times without RAM address set instruction before read operation, you can get correct RAM data from the second, but the first data would be incorrect, because there is no time margin to transfer RAM data.

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction: it also transfer RAM data to output data register. After read operation address counter is automatically increased/decreased by 1 according to the entry mode. After CGRAM read operation, display shift may not be executed correctly.


* In case of RAM write operation, after this AC is increased/decreased by 1 like read operation. In this time, AC indicates the next address position, but you can read only the previous data by read instruction.



NO.7066-0A																
67-64 63-60	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	S AME															
0001	(2)															
0010	ල															
0011	(4)															
0100	(5)															
0101	(6)															
0110	8															
0111	89															
1000	\in															
1001	3															
1010	3															
1011	(4)															
1100	(5)															
1101	(8)															
1110	(7)															
1111	(8)															



9. EXTERNAL DIMENSIONS



Made in China

